

**Reference numbers**

	1	Clock receiver circuit device
	2	Circuit
5	3a	Clock connection
	3b	Clock connection
	4	Transfer gate
	5	Transfer gate
	6	Transfer gate
10	7	Transfer gate
	8a	Line
	8b	Line
	8c	Line
	8d	Line
15	8d'	Line
	8d''	Line
	8e	Line
	9a	Line
	9b	Line
20	9c	Line
	9d	Line
	9d'	Line
	9d''	Line
	9e	Line
25	10a	Line
	10b	Line
	11a	Output line
	11b	Output line
	11c	Input
30	11d	Input
	12	Line
	13	Line
	14	Line
	15	Line
35	104a	Transistor
	104b	Transistor
	105a	Transistor

	105b	Transistor
	107a	Line
	107b	Line
	110	Line
5	115a	Line
	115b	Line
	115c	Line
	116	Current source
	117	Line
10		

**FIG 1**

The diagram shows four signals over time  $t$ :

- bclk**: A clock signal that is high for the first half of the cycle and low for the second half.
- clk**: A clock signal that is low for the first half of the cycle and high for the second half (inverted relative to bclk).
- bout**: An output signal that is high during the first half of the cycle and low during the second half.
- out**: An output signal that is low during the first half of the cycle and high during the second half.

The output signals **bout** and **out** are shown with a delay  $\Delta t$  between them. The output levels are labeled as  $v_{ref} + \delta$  and  $v_{ref} - \delta$ .

FIG 3

